ABSTRACT The stacked nanowire field-effect transistor is an important option for future generations of CMOS technology. It features superior electrostatic control due to all-around gates while maintaining sufficient drive currents by stacking multiple channels. One of the challenges for manufacturing such devices is the fabrication of inner spacers between the nanowires in order to control the parasitic capacitances. A previously demonstrated approach for inner spacer fabrication uses the wet chemical etching of a sacrificial silicon-germanium layer between the silicon channels in order to prepare a cavity into which the spacer material is deposited. The etch rate of the sacrificial layer depends on the germanium content. Thus, the variations of the Si-Ge composition across the wafer lead to the corresponding geometrical variations of the transistor structures. This work traces the effect of Si-Ge composition variations via the inner spacer geometry on the key electrical properties of the devices using the numerical simulations. A significant impact on on-current and capacitances was determined. It could be shown that the dependence of the current on the Si-Ge composition is closely related to the doping profile in the nanowires. These results improve the understanding of sources of variability in nanowire transistors and, hence, may help to improve device reproducibility.
I. INTRODUCTION
Stacked nanowire field-effect transistors (NW-FETs) have been proposed as option for further scaling of CMOS technology [1] , [2] . The Gate-All-Around structure ensures low off-current and steep subthreshold slope, while the stacking of multiple wires leads to high drive current with a footprint comparable to FinFETs [3] . The stacking of nanowires gives rise to several technological challenges. Especially the fabrication of inner spacers has been reported to be a potential roadblock for the technology. These spacers separate the gate stack between the nanowires from the highly doped source/drain areas in order to reduce parasitic capacitances. Recent works demonstrate the implementation of inner spacers in NW-FETs [4] , [5] . Clearly, a multistep process as described for the fabrication of inner spacers will introduce multiple sources for process variations. The complex tridimensional structure of NW-FETs makes it experimentally very difficult to trace down the effect of individual sources of
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process variations on the final device characteristics. However, this can be achieved by means of process and device simulations [6] . In this work, we focus on the impact of germanium content variations in the sacrificial Si-Ge layer located between the silicon channels. Both sacrificial and channel layers are grown epitaxially at the beginning of the fabrication process. The sacrificial layer is completely removed after the dummy gate etching in the nanowire release step [4] . Nevertheless, we will show in the following that its properties have a lasting influence on device geometry and electrical properties.
II. INNER SPACER FABRICATION
The simulations presented in this work focus on NW-FETs on SOI substrate. The FET structure employs two vertically stacked silicon nanowires located between epitaxially-grown raised source/drain contacts. The wires are surrounded by an all-around gate which is separated from the S/D contacts by silicon nitride spacers. Part of the respective processing sequence is shown in Fig. 1a . The fabrication starts with VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/ FIGURE 1. (a) Sketch of the processing steps used for inner spacer fabrication of a NW-FET with two stacked channels. (b) TEM cross section of a NW-FET with three channel layers after Si-Ge etching, corresponding to step 3 in the sketch (c) TEM cross section of a NW-FET with two channels after epitaxy of raised source/drain, corresponding to step 5 in the sketch. At this point in the process sequence Si-Ge remains between the inner spacers. Si-Ge is later replaced by the gate stack.
an epitaxially grown stack of two Si layers separated by a Si-Ge layer (see Fig. 1a , step 1). A higher number of stacked channels is experimentally feasible (see Fig. 1b ), but not addressed here in detail. As the inner spacer fabrication for a higher number of wires is similar to the process for two wires, we expect the general trends presented in this work to hold for such devices as well. The overall process sequence for the fabrication of NW-FETs has been described elsewhere [4] .
Here, we will focus on process steps related to the inner spacers only. Silicon nitride spacers are usually fabricated by conformal deposition and anisotropic etching of nitride layers. The thickness of such spacers can be controlled precisely via deposition techniques like atomic layer deposition. Such a process is used for the so-called outer spacers of the NW-FET which line the polysilicon dummy gate. The fabrication of inner spacers involves a larger number of process steps and is sketched in Fig. 1a . The outer and inner spacers are indicated in Fig. 1c .
A critical step for inner spacer fabrication is the etching of the Si-Ge sacrificial layer between the silicon channels ( Fig. 1a, step 3 ). An experimental cross section of the etched Si-Ge layers is shown in Fig. 1b . This step, usually called inner spacer recess etch, defines the boundary of the inner spacers towards the gate contact. There is no etching technique available which would remove Si-Ge selectively to Si with a precision similar to the fabrication of outer spacers, i.e. with atomic layer precision. Moreover, typical wet-etching methods have an etch rate sensitive to the Ge content.
This leads to a dependence of the inner-spacer geometry on the Ge content of the sacrificial layer. The boundary of the inner spacers towards the source/drain contacts is formed by anisotropic etching of the silicon nitride (Fig. 1a, step 4) . Thus, it is predominantly defined by the outer spacers and not FIGURE 2. Experimental etch rates for wet etching of Si-Ge, taken from Barraud et al. [4] and Holländer et al. [7] . HF10, HF20, and HF50 differ in the HF content of the etchant, varying from low to high content.
influenced by the properties of the sacrificial Si-Ge layers. An experimental image of a device with inner spacers is shown in Fig. 1c .
Experimental values for Si-Ge etch rates can be found in literature. Barraud et al. [4] used a sacrificial Si-Ge layer with a Ge content x Ge of 0.3 for their work on NW-FETs with inner spacers. Therefore, for the variability study presented in this work, we investigate the variations of the etch rate for variations of x Ge around 0.3. The cited work reports etch rates for Si-Ge layers with 30% and 45% Ge content which are shown in Fig. 2 . Clearly, two data points do not provide enough information to distinguish between linear, exponential or other relations.
Holländer et al. [7] determined the etch rate of different HF:H 2 O 2 :CH 3 COOH wet etching chemistries which allow selective etching of Si-Ge versus pure Si. Fig. 2 shows etch rates for three etchant compositions that differ in HF content. For low Ge contents, an approximately exponential dependence of the etch rate versus Ge content is followed. At higher Ge contents (exact numbers depend on the chemistry) the etch rate saturates and eventually decreases. The large difference of the two values given by Barraud et al. together with the exponential increase of etch rates for lower Ge content reported by Holländer et al. give enough evidence to assume an exponential dependence around x Ge = 0.3. The corresponding fit is shown in Fig. 2 and used for the subsequent work. The etch rate is proportional to exp(9.14 × x Ge ). The prefactor is not of importance, as the etching time will be calibrated for the nominal Ge concentration to reach the desired etching depth.
Variations of the Ge content of the sacrificial layer occur, for example, due to plasma inhomogeneities during the epitaxial growth of the Si/SiGe multilayer. An experimental example for the resulting Ge gradient over a 300 mm wafer is presented in Fig. 3 . Such a gradient will lead to different shapes of the inner spacers at different wafer positions. In the following, we use numerical simulations to trace the effect of Ge content variations on the geometry of the inner spacers and subsequently on the electrical characteristics of the NW-FETs.
III. PROCESS SIMULATION
The software suite Synopsys Sentaurus was used for simulations in this work [8] . The full process flow from etching of the initial layer stack until source/drain formation was implemented in 3D using Sentaurus Process, closely following the experimental work of Barraud et al. [4] .
The default device had a gate length of 20 nm, a wire width of 20 nm, and a wire height of 12 nm. The height of the sacrificial Si-Ge layer separating the two Si NWs was 12 nm as well. Doping was introduced by diffusion from in-situ doped, epitaxially grown source/drain regions (Si:P for NMOS, SiGe:B for PMOS). Strain relaxation steps after each update of the geometry allow for the correct evolution of strain effects in the structure. Fig. 4a shows the simulated structure after S/D epitaxy, in good agreement with the TEM image in Fig. 1c .
The gate fabrication was simulated along a gate-last approach. After removal of the poly-Si dummy gate the remaining Si-Ge between the inner spacers is accessible and removed by wet chemical etching. The etching process is similar to the inner spacer recess etch. However, the Ge content has no significant influence here, because the sacrificial layer is completely removed and the surrounding materials function as etch stop. The subsequently deposited gate stack consists of 2 nm hafnium oxide, 5 nm titanium nitride, and a tungsten fill. The simulations include a thin oxide layer with thickness below 1 nm between Si channel and HfO 2 dielectric. Fig. 4b shows a cross section of the simulated structure after gate stack deposition.
For our simulations, we considered a relative variation of the Ge content of ±9%. This is somewhat larger than what would be expected in a typical deposition process (see Fig. 3 ). We used this range of variations in order to be able to show clear correlations between Ge content and FET properties. For very small variations, numerical noise in the simulations tends to mask the trends we are interested in. In Fig. 4a combined in a single overlay image. This allows a direct assessment of the inner spacer shape in relation to x Ge . The inner spacer surface towards the gate shifts by roughly 4 nm for the total x Ge range investigated. The surface towards the source/drain regions is barely affected.
IV. IMPACT ON ELECTRICAL CHARACTERISTICS
Electrical characteristics were simulated with Sentaurus Device. We used the Inversion and Accumulation Mobility Model (IAL) which includes interface scattering mechanisms and used additionally the thin-layer option which accounts for quantum confinement effects. For quantum corrections to the carrier distribution, we used the density gradient model. The drain voltage applied in order to reach the saturation regime was 0.9 V. The drain current in both saturation (Fig. 5 ) and linear regime (not shown, trend similar to saturation current) decreases by about 5% for a change of x Ge from 0.275 to 0.325. The decrease is close to linear and has a slope of −7 µA/µm for every additional percent of Ge within the sacrificial layer. The decrease in the current is unexpected at first glance, as the gate length between the inner spacers is decreased for increasing Ge content. A decreasing gate length is usually related to an increase of the drain current. The opposite trend observed in this work can be explained by the doping levels in the channels close to the boundary between the inner spacers and the gate. As mentioned above, the doping profile is formed by diffusion from the highly doped source and drain regions.
The doping profile in the channels is basically independent of the Ge content (Fig. 6) . However, the shift of the inner spacer interface with the gate contact means that the doping level in the channel below the spacers decreases for increasing Ge content. This leads to decreasing currents due to higher access resistances to the channel below the gate. It should be noted that only inner spacers are affected by x Ge , while outer spacers are not. The outer spacers define the gate edge positions at the outer facets of the NWs while the inner spacers define the gate edge positions between the wires. For that reason, the effect of x Ge variations will affect FETs with nanosheets (i.e. very wide NWs) more strongly, where the area ratio of NW facets towards inner spacers to NW facets towards outer spacers is larger.
The effect of inner spacer geometry variations on the NW-FET electrostatics can be examined by observing the threshold voltage. It shifts by 2% within the investigated x Ge range (Fig. 7) . For both NMOS and PMOS, the absolute threshold voltages decrease for increasing x Ge which is in line with a decreasing effective gate length.
The Ge content variation of ±9% considered in this work leads to gate capacitance variations up to 4% for the total gate capacitance (Fig. 8) . Parasitic contributions to the gate capacitance are not subtracted here, because the total gate capacitance is relevant for the switching speed of the device and the inner spacers influence the parasitic coupling between gate and source/drain regions as well as the gate-to-channel capacitance. Increasing x Ge leads to thicker inner spacers which decrease the parasitic gate-to-source/drain capacitance. This effect can be seen in Fig. 8 around zero gate voltage. Additionally, the decreasing gate length between the inner spacers leads to a decreasing gate-to-channel capacitance. In the saturation regime both contributions influence the gate capacitance, resulting in a larger capacitance variation compared to zero gate voltage.
V. CONCLUSION
We investigated the influence of germanium content variations in sacrificial Si-Ge layers on the properties of Si-Ge NW-FETs by means of numerical simulation. Due to composition-dependent etch rates the geometry of the inner spacers varies with the Ge percentage. This results in significant variations of both on-current and gate capacitance. For the investigated range of x Ge between 0.275 and 0.325 these quantities vary for 5% and 4%, respectively. The threshold voltage is affected as well, but to a lesser degree. Interestingly, the effects on drain current and capacitance cancel each other to some extent, as a lower current is connected to a lower gate capacitance in the same device. However, this compensation works only for Ge variations that vary slowly over the wafer and affect neighboring NW-FETs in a similar fashion. For short-range variations, the effects on current and capacitance could add up between neighboring devices and affect the circuit performance significantly. 
